

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 1 of 1

Application No.	10/613,892
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2001 2616
Examiner	Tri H. Phan
Atty. Docket No.	NLMI.P212

U.S. Patent Documents

Examiner Initials*	US Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication	Relevant Pages, Columns, Lines
	Number	Kind			
/TP/	2003/0016686		Wynne et al.	1/1/2003	-
/TP/	2006/0007871		Welin	1/1/2006	-
/TP/	5,875,173		Ohgane et al.	2/23/1999	-
/TP/	6,975,629	B2	Welin	12/13/2005	-

Non Patent Literature Documents

Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans-lation
/TP/	Blake et al, "An Architecture for Differentiated Services," RFC 2475, December, 1998. pages 1-36.	-
/TP/	Heinanen et al, "A Single Rate Three Color Marker," RFC 2697, September 1999. pages 1-6.	-

Examiner Signature	/Tri Phan/	Date Considered	05/09/2007
---------------------------	------------	------------------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Page 1 of 5

Application No.	10/613,892
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2616 2664
Examiner	Tri H. Phan
Atty. Docket No.	NLMI.P212



Non Patent Literature Documents

Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans-lation
/TP/	Advanced Traffic Management for Multiservice ATM Networks, www.net.com, Pub. Dec. 15, 2000, (12/15/00), 22 pgs.	-
/TP/	Agere Ads Additional PaloadPlus Processor to Product Line, Agere Press Release, November 29, 2000 (11/29/00), 3 pgs.	-
/TP/	Architecture and Design of Function Specific Wire-Speed Routers for Optical Internetworking, published by Entridia Corp., December 6, 2000 (12/6/00), 60 pgs.	-
/TP/	ATLAS I: A General-Purpose, Single-Chip ATM Switch with Credit-Based Flow Control, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. August 15-17, 1996, 11 pgs.	-
/TP/	CSIX-L1:Common Switch Interface Specification-L1, published by CSIX, August 5, 2000(8/5/2000) , 72 pgs.	-

Examiner Signature	/Tri Phan/	Date Considered	05/09/2007
---------------------------	------------	------------------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 2 of 5

Application No.	10/613,892
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2616 2601
Examiner	Tri H. Phan
Atty. Docket No.	NLMI.P212

Non Patent Literature Documents

Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Translation
/TP/	Efficient Fair Queueing Using Deficit Round Robin, M Shreedhar, George Varghese, Pub. Date Unknown , 12 pgs. Filed on 12/11/2006 .	-
/TP/	genFlow CAN-2500gF OC48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date Unknown , 4 pgs. Filed on 12/11/2006 .	-
/TP/	genFlow OC-48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date Unknown , 4 pgs. Filed on 12/11/2006 .	-
/TP/	Hierarchical Packet Fair Queueing Algorithms, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown , 14 pgs. Filed on 12/11/2006 .	-
/TP/	iFlow Networking using Smart Memory Technology, Silicon Access Networks, Pub. Oct. 2000, 10 pgs.	-
/TP/	Implementation of ATLASI: a Single-Chip ATM Switch with Backpressure, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. August 13-15, 1998, 12 pgs.	-
/TP/	Introduction to ATM Traffic Management, www.net.com, Pub. Dec. 15, 2000 (12/15/00), 15 pgs.	-
/TP/	Network Processing New Concepts Using Smart Memory Technology, Silicon Access Networks, Publ. October 2000, 7 pgs.	-
/TP/	Orologic's Traff-Shaping Chip Set Handles ATM, IP, TechWeb.com, Nov. 30, 2000 (11/30/00), 2 pgs.	-

Examiner Signature	/Tri Phan/	Date Considered	05/09/2007
---------------------------	------------	------------------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Page 3 of 5

Application No.	10/613,892
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2616 2664
Examiner	Tri H. Phan
Atty. Docket No.	NLMI.P212

Non Patent Literature Documents

Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans-lation
/TP/	PaceMaker 2.4 (formerly QoSCore, Oologic Press Release, Nov. 30, 2000 (11/30/00) 1 page	-
/TP/	PaceMaker 2.4 OC-48 Traffic Management Engine, Vitesse Semiconductor Corp., Pub 2000, 2 pgs.	-
/TP/	PayloadPlus Routing Switch Processor, Lucent Technologies, April 2000, 6 pgs.	-
/TP/	PMC-Sierra's ATM Chip Set Provides the Traffic Management and Switch Fabric Core for Ericsson's AXD 301 ATM Switch, PMC-Sierra, Publ. December 12, 2000 (12/12/00), 18 Pgs. 2	-
/TP/	Scalable Harware Earliest-Deadline-First Scheduler for ATM Switching Networks, 18th IEEE Reael-Time Systems Symposium, Pub. 1997, 9 pgs.	-
/TP/	Simulation Sutdy of Statistical Delays in an ATM Switch Using EDF Scheduling, Dept. of Computer Science, North Carolina State University, Pub. June 24, 1999 (6/24/99), 25 pgs.	-
/TP/	Smart Memory Technology in the MAN, Silicon Access Networks, Pub. October 2000, 6 pgs	-
/TP/	Smart Memory Technology Target Markets, Silicon Access Networks, Pub. October 2000, 5 pgs.	-
/TP/	Start-time Queuing: A Scheduling Algorithm for Integrated Services Packet Switching Networks, Pawan Goyal, Harrick M. Vin and Haichen Cheng, Distributed Multimedia Computing Laboratory, Dept. Computer Sciences, University of Texas at Austin, Pub. 1996, 12 pgs.	-

Examiner Signature	/Tri Phan/	Date Considered	05/09/2007
---------------------------	------------	------------------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Page 4 of 5

Application No.	10/613,892
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2616 2661
Examiner	Tri H. Phan
Atty. Docket No.	NLMI.P212

Non Patent Literature Documents

Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans-lation
/TP/	Statistical Delay Bounds Oriented Packet Scheduling Algorithms in High Speed Networks, by Kai Zhu, North Carolina State University, Pub. 2000, 6 pgs.	-
/TP/	Traffic Scheduling in Packet-Switched Networks: Analysis, Design and Implementation, university of California, Santa Cruz, Pub. June 1996 (6/1996), 197 pgs. 80	-
/TP/	Traffic Stream Processor MXT 4400, Conexant, Pub. Date Unknown , 5 pgs. Filed on 12/11/2006.	-
/TP/	Vitesse Announces Industry's First OC-48c Traffic Management Engine, Vitesse Semiconductor Corp., Sept. 28, 2000 (9/28/00), 2 pgs.	-
/TP/	Vitesse Announces Industry's First OC-48c Traffic Management Engine, Orologic Press Release, Nov. 30, 2000 (11/30/00) 2 pgs.	-
/TP/	WAN Fast Intelligent Router, Silicon Access Netwrks, Pub. Oct. 23, 2000 (10/23/00) 4 pgs.	-
/TP/	WF2Q: Worst-case Fair Weighted Fair Queueing, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown , 9 pgs. Filed on 12/11/2006.	-
/TP/	What is a Network Processor?, Vitesse Semiconductor Corp., Pub Date Unknown , 4 pgs. Filed on 12/11/2006.	-
/TP/	Wire Speed Quality of Service Over Ethernet, Switchcore, Pub. May 8, 2000 (5/8/00), 19 pgs.	-

Examiner Signature	/Tri Phan/	Date Considered	05/09/2007
---------------------------	------------	------------------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

Page 5 of 5

Application No.	10/613,892
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2616 2664
Examiner	Tri H. Phan
Atty. Docket No.	NLMI.P212

Non Patent Literature Documents

Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans-lation
/TP/	ZettaCom Delivers In-Service System Scalability with Highly Integrated OC-192 Hybrid Switch Fabric, biz.yahoo.com, Pub Nov. 11, 2000 (11/29/00), 2 pgs.	-
/TP/	Zettacom: Hurry Up and Wait, www.lightreading.com, Pub. Nov. 29, 2000 (11/29/00), 2 pgs.	-

Examiner Signature	/Tri Phan/	Date Considered	05/09/2007
---------------------------	------------	------------------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.